Filter Design HDL Coder

Generating HDL for Fixed-Point Filters

When you use the Filter Design and Analysis app to generate HDL code for fixed-point filters, all VHDL and Verilog output files are generated at the end of a dialog session. If the filter design requires a VHDL package, Filter Design HDL Coder also generates a package file. If you use the command line, the filter and test bench HDL files are generated separately.

Generate HDL.

Generate HDL. After completing the design and quantization, you can specify options and generate the code and test benches with a single click.

Next: Optimizing Code

Try Filter Design HDL Coder

Get trial software

Accelerare la progettazione di FPGA con il Simulink HDL Coder

View webinar